IMPROVED PROCESS FLOW FOR FORMATION OF BIPOLAR STATIC INDUCTION TRANSISTOR
https://doi.org/10.21122/2227-1031-2018-17-1-72-78
Abstract
The improved process flow differs from the known ones in the fact that the same photomask is used for formation of a channel stopper and metal contacts. Such approach has made it possible not only to decrease a number of the used phototomasks but it has also permitted to obtain a device with the required electrical characteristics. The paper presnts results of device and process simulation of bipolar static induction transistor (BSIT) manufactured in accordance with the improved process flow, measuring data of electrophysical parameters of its experimental samples and also comparison of simulation results with experimental data. At present there is a large quantity of software products that permit to perform physico-topological simulation of semiconductor structures. The device-process simulation is considered as a part of such simulation and it allows prior to obtaining experimental samples to determine process flow parameters at which the investigated structure will have necessary electrical parameters and characteristics. Thus the device-process simulation represents a certain “virtual production” for manufacturing semiconductor devices and microcircuits beginning from the startup stage of semiconductor wafer at production site and finishing by electrical characteristics measurements of the obtained structure. The BSIT device simulation being an analog of direct measurements of current-voltage characteristics has been performed with help of program system MOD-1D developed by the author. The BSIT model based on the fundamental system of semiconductor equations is mainly used for calculation of the BSIT current-voltage characteristics direct branch and its parameters and charge carrier recombination is described by Shockley – Read – Hall expression and equation depicting the Auger recombination process.
About the Author
N. L. LagunovichBelarus
Address for correspondence: Lagunovich Nataliya L. – Affiliate RDC “Belmicrosystems” OJSC “INTEGRAL”, 12 Kozgenevskogo str., 220108, Minsk, Republic of Belarus. Tel: +375 17 278-65-87 n_dudarby@tut.by
References
1. Dudar N. L. (2005) Modeling of Silicon Transistor with Static Induction. Doklady BGUIR, 10 (2), 79–85 (in Russian).
2. Ismailov T. A., Shakhmaeva A. R., Zakharova P. R. (2011) Technological Solution on Improvement of Parameters Pertaining to Bipolar Chips with Satic Induction of Transistor. Vestnik Dagestanskogo Gosudarstvennogo Tekhnicheskogo Universiteta = Herald of Dagestan State University, 20 (1), 6–11 (in Russian).
3. Silvaco. Available at: http://www.silvaco.com/products/tcad.html.
4. Lagunovich N. L. (2015) Computer Program MOD-1D. Certificate on State Registration No 742 Republic of Belarus (in Russian).
5. Antonetti P., Antoniadis D., Datton R. (eds.) (1988) Process and Device Simulation for MOS-VLSI Circuits. Moscow, Radio i Svyaz Publ. 490 (in Russian).
6. Gummel H. K. (1964) A Self Consistent Iterative Scheme for One-Dimentional Steady State Transistor Calculations. IEEE Transactions on Electron Devices, 11 (10), 455–465. DOI: 10.1109/t-ed.1964.15364.
7. Polsky B. S. (1986) Numerical Simulation of Semiconductor Devices. Riga, Znanie Publ. 168 (in Russian).
8. Kremlev V. Ya., Kazennov G. G. (1990) Automation of BIS Design. Book 5: Physical and Topological Simulation of LSI-Element Structures. Moscow, Vysshaya Shkola. 144 (in Russian).
9. Nelaev V. V., Stempitsky V. R. (2008) Fundamentals of Computer Aided Design Systems in Micro-Electronics. Minsk, Belarusian State University of Informatics and Radioelectronics. 220 (in Russian).
10. Samarsky A. A., Nikolaev E. S. (1978) Methods for Solution of Finite-Difference Equations. Moscow, Nauka Publ. 532 (in Russian).
Review
For citations:
Lagunovich N.L. IMPROVED PROCESS FLOW FOR FORMATION OF BIPOLAR STATIC INDUCTION TRANSISTOR. Science & Technique. 2018;17(1):72-78. (In Russ.) https://doi.org/10.21122/2227-1031-2018-17-1-72-78